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I. INTRODUCTION
Micro-Electro-Mechanical Systems (MEMS) have found widespread applications in a variety of fields ranging from simple sensors to complex systems that require the integration of movable structures and active circuitry. Among the challenges associated with transitioning MEMS from the laboratory to the marketplace is packaging. Packaging encompasses the transition of an electronic or electromechanical device from the die to the final product, so that the device is capable of functioning as part of a larger system. It includes, but is not limited to, the design of interconnections at every level of the system, the placement of the die on the carrier, removal of excessive heat generated in the case of integrated circuits (ICs) and issues of reliability associated with the system as a whole [1] . A strong packaging background exists for microelectronic devices, but research in MEMS packaging is still in its infancy.
II. A MEMS-BASED SAFETY AND ARMING SYSTEM
The application discussed in this paper is the Safety and Arming (S&A) device described in [12] and [13] for use in undersea torpedoes in which two chips containing LIGA MEMS structures must be bonded together and operate reliably after many years of storage in extreme environmental conditions. This motivates the development of an experimental approach that can accelerate relevant failure mechanisms and allow the evaluation of the system's reliability. As previously mentioned, the reliability concern in this paper is the integrity of the bonds. Non-destructive methods are preferred to destructive testing in most IC applications. Destructive testing often serves as a verification of the non-destructive testing techniques. This paper describes a non-destructive approach to measure delamination of the bond layers.
The requirements of the S&A system are to safely and reliably arm and detonate the weapon, but only after all safety criteria are met and the weapon has reached its intended target. The MEMS S&A system is shown in Fig. 1 . The MEMS components include the S&A chip, deflection delimiter and the initiator chip. The operation and construction of the S&A system has been discussed in [12] and [13] , and a picture of the system can be found in [14] .
The chip-level package includes the S&A, initiator chip, and delimiter. The initiator chip converts electrical energy to mechanical energy upon demand to start the explosive train. The initiator chip is also fabricated using MEMS technology. The S&A chip and the initiator chip must be reliably bonded together while maintaining precise in-plane and out-of-plane alignment. Coefficients of thermal expansion mismatch between the S&A chip and the initiator chip increases the challenge of maintaining alignment and bond integrity.
A deflection delimiter is introduced to limit out-of-plane (z-axis) compliance of several structures.
The delimiter ensures that the locks on the barrier are not violated by z-axis displacement between structures. The deflection delimiter must allow for in-plane movement of all structures, but prevent z-axis movement of selected structures. In addition, the delimiter must allow for wire bonding and fiber optic cable routing and mounting
The focus of the reliability analysis in this paper is the bonding of the initiator chip to the S&A chip, with and without a deflection delimiter.
III. DELAMINATION MEASUREMENT METHODOLOGY
A non-destructive method to measure delamination was developed based on Acoustic Micro-Imaging (AMI). A Scanning Acoustic Microscope (SAM) was used to perform AMI. The SAM utilizes highfrequency ultrasound to produce accurate high-resolution images of internal construction of objects. One of the SAM's major advantages is its ability to penetrate optically opaque solids. Images are generated by mechanically "sweeping" a sample while emitting ultrasound waves from a transducer. Images indicate the delamination at the adhesive interface clearly. Although the use of AMI for studying the internal structures of packaged chips and multi-chip modules is relatively common (see Section I), AMI has not been used to analyze chip-to-chip bonded structures and thus the development of a new methodology using the SAM was required for this work.
The structure of the test samples used in the study is shown in Fig. 2 . Several combinations of bonding materials and test sample constructions were considered based on design constraints such as operating and storage temperature, required life, processing and compatibility issues, performance requirements and material design parameters. The selected materials are shown in Table I .
Scanning Acoustic Microscopy utilizes high-frequency ultrasound to detect internal discontinuities in materials and components. The SAM emits acoustic waves in a reflection mode (pulse-echo) at a given frequency, typically ranging from 15 to 180 MHz. For a thin package such as the chip-to-chip bonded system treated in this paper, a 110 MHz transducer has been used. The advantage of SAM lies in the ability of the ultrasound to penetrate optically opaque solids. The distance between the echoes correlates to the depth they travel in the device being analyzed. A transducer that alternatively acts as a receiver and transmitter is used. The ultrasound wave uses an inert fluid (de-ionized water) as a coupling medium.
The information from the scan is obtained in the form of a Peak amplitude image and a Phase inversion image. To obtain both the images, a front surface follower and a data gate need to be used. A front surface follower compensates for any variation in the water path, which is the distance from transducer to test specimen. The first signal to cross the Front Surface Follower (FSF) is considered the Direction of shear front surface of the test specimen. In the analysis performed herein; this is the top of the chip. The data gate is "slaved" to the crossing point (used as a reference). A data gate records the amplitude of the highest peak within the signal being captured. The peak amplitude image will have the true peak amplitude data for all data points collected during the scan, the amplitude being proportional to the amount of sound reflected.
A normal gray scale palette (white = 100% amplitude, black = 0% amplitude) is used. The data gate also checks for signal phase and creates a phase inversion C-Scan. An algorithm is used to detect the phase inversion for which the signal amplitude is required to be well below saturation. The algorithm assumes a good indication if the first threshold crossing in the data gate is negative, i.e., a peak in the downward direction and a delaminated indication if the first threshold crossing in the data gate is positive, i.e., a peak in the upward direction. Before delamination can be measured using the SAM, the interfaces between the silicon and/or ceramic and the bonding material must be accurately located. The first step in obtaining an accurate image is to find the first reflected echo and fix the front surface follower onto the front surface signal. The data gate is moved along the signal and fixed at the interface that will be scanned. To increase the amplitude of the signal from the interface, the transducer is focused onto the interface. The focusing must be done carefully, to insure that the focused signal does not overlap a static noise signal, which can produce erroneous results.
If the interface is difficult to find, a multi-layered scan can be used to traverse through the depth of the sample and capture the peak amplitude image for a large number of layers, each representing 5 µs of water path length. The data gate can be fixed at the required interface after careful analysis of each layer.
The size of the data gate had to be fixed at a required height and length in order to eliminate the noise in the image. Using trial and error, a height of 75% the peak amplitude signal and a length equal to 10 µs of water path length was finally accepted to be the best data gate size. The validation of this gate height was accomplished by scanning a large number of samples and correlating the peak amplitude image with the phase inverted image.
Since a high-frequency transducer was used (115 MHz) the penetration capability is low and there is a potential problem in obtaining the image of the ceramic interface from the silicon side. Hence the samples were inverted and rescanned in order to verify the delamination on the ceramic side.
In the cases where the package has a spacer (deflection delimiter), the interfaces that were scanned are the silicon interface with the adhesive, and the ceramic interface with the adhesive. There are potentially two other interfaces in the package; they are the adhesive-spacer (from the silicon side), and the spaceradhesive interface (from the ceramic side). Scanning from the silicon side of the sample allows the siliconadhesive interface to be isolated, but the adhesive-spacer interface below it cannot be isolated since the thickness of the adhesive is smaller than the minimum resolution of the SAM (50 µm). Similarly, scanning from the ceramic side of the sample allows the ceramic-adhesive interface to be isolated, but the adhesivespacer interface below it cannot be isolated.
Packages bonded with indium solder have a different signal compared to that of adhesive bonded samples (the solder's higher density causes the peaks in the reflected signals to be inverted relative to the adhesively bonded cases). The inversion occurs because the density of the solder is greater than silicon and ceramic. The size of the data gate was changed and validated in order to ensure that the information was accurate.
In samples with spacers delamination was quantified by breaking the bonding layer into discreet regions ( Fig. 3) . Fig. 3 . The test sample deflection delimiter was divided into three regions to quantify delamination.
To verify the accuracy of the SAM-based methodology, grooved samples were fabricated using bulk micro-machining techniques. The width of the grooves ranged from 0.05 mm to 0.25 mm and the depth ranged from 0.007 mm to 0.035 mm respectively.
Two pieces of grooved samples were placed one on top of the other. This set was inspected using the SAM, by placing both orientations of the sample (either side up) under the microscope. The peak amplitude image of one set is shown in Fig. 4 . While the grooves on the topside can be clearly seen, the grooves below as appear as lighter streaks in the SAM. The same observation was made from both sides of the samples. Using this calibration, the delamination measurements were determined to have an uncertainty of ± 5%. 
IV. EXPERIMENTAL RESULTS
The bond layers are expected to be a crucial reliability concern in a chip-to-chip bonded system, especially when subjected to harsh environments [3] . In this section, we discuss various environmental tests employed to assess the reliability of these bond layers. The delamination of the bonded layers before and after environmental testing is quantified using the AMI-based methodology described in the previous section. The test plan shown in Fig. 5 was used in this study.
A. Accelerated Aging
In accelerated aging, the samples are maintained at higher temperature and humidity. Samples were subjected to accelerated aging at 85 ºC and 85% relative humidity for 100 days. Some samples were removed periodically for short periods of time to monitor bond performance. The delamination of the samples was measured before and after accelerated testing. Fig. 6 shows a sample before and after 50 days of accelerated aging. Table II tabulates example results from accelerated aging tests. 
B. Thermal Cycling
In the thermal cycling test, samples were subjected to a series of hot-and-cold temperature cycles. The samples underwent 28 cycles of -54 ºC (8 hours) to 71 ºC (16 hours), no humidity, with 5 degree/minute ramps (Fig. 7) . Table III shows example results of delamination in samples subjected to thermal cycling 
C. Mechanical Shock
The purpose of mechanical shock for the S&A application considered in this paper is to simulate rapid acceleration such as the torpedo being launched from a submarine. Mechanical shock could also be used to simulate forces caused by rough handling, improper transportation, or abusive operation. All samples were subjected to the mechanical shock profile shown in Fig. 8 after they completed their environmental conditioning. All test samples (using all bonding material combinations given in Table I ) showed no additional delamination when inspected under SAM after the mechanical shock. 
D. Die Shear Testing
Once the environmental tests were completed, in order to verify the results it was necessary to determine the strength of the bonds for varying degrees of delamination by assessing the effect of delamination on bond strength through die-shear testing. In die-shear testing, a pure shear force is applied to a bond until the bond yields. This force can either be tensile or compressive, theoretically the results should be identical as long as care is taken in the loading. The chip packages in this testing were loaded in a compressive manner.
The die-shear testing was performed using a fixture consisting of an aluminum frame that supports an aluminum plate with a milled well. The well depth is such that when the chip package is placed in the well, only the back of the bottom chip makes contact with the rear well wall. A Delrin™ pusher rides in slots in the fixture frame sides making contact with the front of the top chip only, so that a shear load can be applied by the pusher front surface. Delrin™ was used to minimize sliding friction between the pusher and the slots.
The pusher also serves as a holder for a button type compression load cell that is used to monitor the force applied to the chip package. Using nominal ultimate shear stress values from the bond material data sheets, it was determined that the failure range for all of the packages in this test would range from 130 to 450 lbs. For this reason, a load cell with a 0 to 500 lb. range was chosen. The pusher and load cell are pushed with a screw that is threaded into the front plate of the fixture frame (jackscrew configuration).
Friction between the end of the screw and the load cell is minimized with a thrust bearing. All chip packages were sheared with the shear force acting parallel to the long (16 mm) axis of the chip as indicated in Fig. 2 .
The input voltage to the load cell was provided from a DC power supply and monitored with a multimeter. A recording system consisting of a second multimeter was to record a voltage value for the maximum shear stress. The output signal from the load cell was also monitored and recorded using a Data Acquisition (DAQ) board and LabVIEW™ software for several reasons. First, since the loading on the chips is a user-dependent operation (turning a screw), it was felt that a more constant loading profile could be achieved if the loading could be monitored in real time. A constant loading profile is important because several of the bond materials used have a low modulus of elasticity and creep that could affect the maximum die-shear value seen. Second, it was desired to record the loading curve in case further analysis was deemed necessary. A sample loading curve is shown in Fig. 9 .
The chip-to-chip bonded samples were placed on the die shear fixture and the force was applied on the samples until a drop in load cell voltage was obtained denoting a shear in the sample. The load cell output tabulated for the all the samples is shown in Table IV . Using the known output range of the load cell (0 to 17.95 mV for a 10 V input), the corresponding shear force values are calculated. Ultimate shear stress values are also calculated using the as-designed bond areas and the actual bond areas using, σ = F/A where σ is the shear stress, F is the applied force and A the corresponding area (as-designed or actual bond area)
Actual bond areas were found by reducing the designed bond area by the delamination percentage at the failure interface determined from the SAM analysis discussed in Section III. For packages that failed at more than one interface, the delamination percentages at both interfaces were averaged in order to estimate the actual bond area. Most of the non-spacer packages did not completely fall apart at failure. The two chips would remain partially attached by the adhesive, which remained adhered to both chips in portions of the original bond area. A few of the packages cleanly sheared apart as described above. Packages that completely separated before die-shear testing were reported as having zero die-shear strength.
Most of the packages where silicon breakage was reported at shear had an incorrect double U-shape bond layer, i.e., no adhesive was present in the center of the package on the axis perpendicular to the shear force direction. This could cause the chips to bow in the center during force application and eventually break (instead of the adhesive bond).
Almost all indium solder packages failed in a unique way. At the maximum shear load, the indium bond layer would release, but the package would not separate. It was then possible to push the chips back and forth relative to one another (at a lower shear force level), without the package falling apart entirely.
The samples were also visually inspected to check the correlation with SAM images. In most of the samples it was observed that there is a close correlation between the two, thus further validating the use of SAM in devices of such sizes and performances. Fig. 10 shows two images, one corresponding to the SAM image obtained before die-shear testing and one showing an optical image after the die-shear was performed. Similar correlations were found with the other designs. (thermoplastic Paste with deflection delimiter, described in Table I ) the components that underwent thermal cycling and failed at the silicon interface are plotted as a single series. The samples that underwent shock and no shock and failed at the silicon interface are plotted on the same graph in a different series. 1 A table of sample results and the corresponding shear strength plot for Design 1 samples that underwent thermal cycling and Mechanical shock is presented in Table IV and Fig. 11 respectively. The bond strength of samples that went through accelerated aging was zero or close to zero and hence not plotted on the chart. 1 The samples that failed after accelerated aging are not plotted. In all other designs it is not appropriate to plot samples that underwent thermal cycling and samples that underwent accelerated aging in the same series because the material properties of the samples from these conditionings could be different. Also it is not appropriate to plot a sample that failed at the ceramic interface with a sample that failed by the silicon interface on the same series.
Since mechanical shock had practically no effect on delamination the samples that underwent mechanical shock were plotted on the same series as the samples that did not undergo mechanical shock. . This is valid because as is evident in the plot (Fig. 11 ), this particular sample has one of its edges broken which could be responsible for the sample to shear at such low forces. However Sample No. 11 of Design 1 (thermoplastic paste with deflection delimiter) with 77% delamination has an extremely high bond integrity compared to other, which is probably due to better wetting characteristics, better bond attachment, etc. The estimated push off strength of the adhesive is 1000 psi [15] . Hence we know that the bond integrity is not significantly affected by thermal cycling but is undermined by accelerated aging.
V. DIE SHEAR SIMULATION
The die shearing experiments summarized in the previous section resulted in measured relations between various applied loads and the degree of delamination. This is a very useful set of data as it indicates at what load levels these samples would fail, or in other words provides an indication of the bond strength. In order to verify that the non-destructively measured delamination fractions used in the load calculations presented in Section IV are correct, a finite element model (FEM) was developed to determine the stress levels across the different layers and perform a comparative study with the experimental results obtained. The development of a three-dimensional model was necessitated owing to the geometry of the system. For this analysis the eight nodded iso-parametric hexahedral element has been used. A sample three-dimensional meshed model developed is shown in Fig. 12 .
The conditions of the die-shearing experiments were simulated using FEM. The mesh seed has been appropriately chosen to get a good aspect ratio. Ideally a visco-plastic analysis should have been Since the bottom of the silicon chip rests within a well, the z displacements are restrained (S&A bottom chip in Fig. 12 ). The sideways motion of the sample was restrained. The side of the bottom chip touching the rear wall is prevented from moving in the direction of the applied force. The force, specified from the die shearing experiments, was applied to the samples on the initiator chip. The corresponding stresses developed on the adhesive at the failure interface were studied. Similar stress analysis was performed on the other samples of Design 1 (Thermoplastic paste with deflection delimiter, described in Table II ) that sheared off on the application of force. The samples that were completely delaminated before undergoing any amount of die shearing were not analyzed. The maximum stresses obtained in the remaining samples are plotted in Fig. 15 . There is a scatter in the FEM generated results as well due to the varying nature of the geometries in the delamination, but there is a distinct correlation in the trends obtained between the experimentally determined and the finite element modeled values as can be seen from Fig. 15 . Fig. 13 . Force applied = 100 lbs Maximum Stress = 6.17 MPa. (Thermoplastic paste with deflection delimeter described in Table I ).
A similar analysis was carried out for Design 2 (Ceramic chip on silicon chip bonded without delimiter using Thermoplastic Film, refer to Table I ). Once again, all samples subjected to thermal cycling were modeled and analyzed using Finite Element Method. The modeling in this case is more complicated due to the highly irregular shape of the delaminated adhesive. A comparison of the SAM image and the FEM stress distribution for Sample No. 3 of Design 2 is shown in Fig. 16 . A three dimensional model is used to model the geometry and the constraints are applied as described for the earlier model (Design 1 models). The results of the analysis are compared to the experimental results and the chart of shear strength against percentage delamination is shown in Fig. 17 . The suitability of indium solder for use in high reliability systems has been established from these experiments.
Finite Element modeling carried out as described in Section V established the validity of the delamination measurements carried out using the scanning acoustic microscope. Further, the close correlation between the experimental and Finite Element Analysis predicted shear strengths indicates the possibility of the use of finite element analysis techniques to predict bond strength.
However computing limitations have required that we use an elastic analysis when ideally a viscoplastic analysis should be done. Future work should concentrate on a visco-plastic model to predict bond strength. For this the visco-plastic properties of the materials must be investigated, since such data is currently unavailable. A study of the change in material properties after accelerated aging and thermal cycling is necessary for accurate prediction of shear strength values using Finite Element Analysis. Further, the interfacial properties of various adhesives with substrates (such as Adhesive with Silicon or Adhesive with Ceramic) must be studied in order for the results of simulation to be comparable to the experimental results.
